Source description
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high speed design. The responsibility includes participating in or leading next generation PHY IP physical design, methodology and flow development.
We’re doing work that matters. Help us solve what others can’t.
More at Cadence
Related open roles
Principal Design Engineer ( Layout Design )
Bangalore
Principal Design Engineer ( Layout Design )
Bangalore
Lead Physical Design Engineer
Mumbai
Senior Principal Product Engineer - Digital Design and EDA Tools
Bangalore
Design Engineer II (Hyderabad)
Hyderabad
Senior Principal Design Engineer - High-Speed Analog and Interface Circuits
Bangalore