Source description
About the role
Architecture and design of CPU subsystem,including memory subsystem design,IO and cache subsystems is a must Position Requirements: . BE / BTech/ME / MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer,with a large portion of the recent work experience on RTL design and development PCIe / CXL/IDE experience is highly desirable
More at Cadence
Related open roles
Principal Design Engineer ( Layout Design )
Bangalore
Principal Design Engineer ( Layout Design )
Bangalore
Lead Physical Design Engineer
Mumbai
Senior Principal Product Engineer - Digital Design and EDA Tools
Bangalore
Design Engineer II (Hyderabad)
Hyderabad
Senior Principal Design Engineer - High-Speed Analog and Interface Circuits
Bangalore