Source description
About the role
. Strong experience in FPGA based emulation or prototyping Experience in portioning for Xilinx FPGA s and analyze bottlenecks to performance Experience with SystemVerilog,VHDL,Verilog,C / C++/SystemC 12+ years industry experience
More at Cadence
Related open roles
Principal Design Engineer ( Layout Design )
Bangalore
Principal Design Engineer ( Layout Design )
Bangalore
Lead Physical Design Engineer
Mumbai
Senior Principal Product Engineer - Digital Design and EDA Tools
Bangalore
Design Engineer II (Hyderabad)
Hyderabad
Senior Principal Design Engineer - High-Speed Analog and Interface Circuits
Bangalore