Sr. Principal Design Verification Engineer

Your Team, Your Impact Marvell s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Marvell Data Centre Engineering (DCE) - Compute & Storage (CCS) BU has been at the forefront of developing and delivering leading-edge, high performance data processing silicon platforms. By delivering a stream of technical innovations through a diverse set of fast growing product lines, Marvell Technology is powering the next generation data processing and workload acceleration platforms for the Carrier, Cloud/Enterprise and Automotive Compute market segments. The team focusses on the Custom ASIC business, Cloud AI solutions & Enterprise/Career solutions including the CXL product line What You Can Expect - Define and drive improvements in DV processes for efficient and high-quality execution Collaborate with IP, Subsystem, and SoC teams on test plan creation, testbench architecture, and milestone reviews Work closely with Design and DV teams across IP, Subsystem, and SoC levels for test plan - development, execution, debug, coverage closure, and gate-level simulations Coordinate with cross-functional teams including Architecture, Chip Lead, Emulation, and Program Management to drive Subsystem-level DV execution Partner with Silicon bring-up and Firmware teams to support post-silicon validation and bring-up activities Own and debug simulation failures to identify and resolve root causes Architect and implement simulation testbenches using UVM & C. Develop and execute test plans to verify design correctness and performance Collaborate with logic designers for thorough verification coverage What We're Looking For Master's/Bachelor s degree with 18+ years of relevant experience. Lead End-to-End PCIe/CXL Subsystem DV execution and sign-off Experience in leading core technical project deliveries in design verification at Subsystem level. Experience in coding UVM Subsystem/block level testbenches, BFM, scoreboards, monitors, etc. Good knowledge of ARM architecture and AMBA bus standards like AXI-4, CHI and ACE. Experience with industry standard interfaces such as PCIe/CXL Proficient in writing and debugging tests in UVM as well as C. Proficient in using Cadence, Synopsys, Mentor and/or ARM verification tools. Nice to have experience with assertion-based formal verification tools. Proficient in programming in scripting languages such as tcl and Perl. Understanding of hardware emulation support. Experience in version control tools like GIT, SVN etc Disclaimer : This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.