Intern Analog Layout

internship completed engineers with hands on exp on layout will be preferred Preferred Qualifications: Knowledge of SiGe and CMOS technology nodes 45 / 32/28nm and below is an advantage Intern and #trained candidates only considerable Good publication and patent record