Source description
About the role
Join the leading chiplet startup! As an Eliyan Verification Engineer , you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. In this role you will lead the verification of Serdes. You will be developing state-of-the-art AMS systemVerilog models (RNM) for best-in-class PHYs. You will own verification of AMS SystemVerilog models. This is a hands-on technical role. You'll work with analog team, look at schematics and write the RNM models. We offer a fun work environment with excellent benefits. We offer a fun work environment with excellent benefits. ONSITE M-F.
More at Eliyan
Related open roles
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
San Francisco Bay Area · Onsite
DV - Staff Verification Engineer - Serdes
San Francisco Bay Area · Toronto · Vancouver · Onsite
Silicon & Photonics IC Validation, Test & Characterization Engineer
San Francisco Bay Area · Onsite
Digital - SerDes Digital Design Lead
San Francisco Bay Area · Onsite
DV - Director of Design Verification
San Francisco Bay Area · Onsite
PD - Principal, Physical Design
San Francisco Bay Area · Onsite