Padmi
Hop logo
Hop

Analytics · B2B

Senior Director, Physical Design & Backend Engineering (HPC)

Austin · OnsitePosted 2 months ago
Engineering ManagementStaff+Full Time
Apply at Hop

Opens the source posting on jobs.lever.co

Source description

About the role

View original
  1. End-to-End Backend Execution • Own full lifecycle delivery from RTL through physical implementation, signoff, and tape-out. • Ensure predictable execution, design closure, and milestone adherence across all programs. • Drive first-pass silicon success through robust methodologies and execution discipline.

  2. Global Team Leadership • Lead and scale large, geographically distributed backend engineering teams. • Establish clear accountability, performance standards, and delivery ownership across sites. • Build organizational capability to support multiple concurrent SoC and MCU programs.

  3. PPA and Quality Accountability • Own delivery against defined power, performance, and area (PPA) targets. • Drive continuous improvement in cost, quality, and engineering efficiency. • Ensure adherence to quality standards, signoff criteria, and validation requirements.

  4. Technology and Methodology Enablement • Enable adoption of advanced process nodes and associated design methodologies. • Drive improvements in tools, flows, and engineering practices across implementation and signoff. • Partner with foundries, EDA vendors, and internal teams to enhance design outcomes.

  5. Cross-Functional Collaboration • Partner with architecture, RTL, DFT, methodology, and product engineering teams. • Ensure alignment between architectural intent and physical implementation feasibility. • Support program execution through close collaboration with program and product leadership.

  6. Organizational Execution and Scaling • Standardize ways of working across global teams to reduce variability and improve predictability. • Drive data-driven execution using metrics, KPIs, and performance tracking. • Identify and remove bottlenecks impacting delivery timelines or quality.

Scope and Impact • Responsible for backend execution across multiple SoC and MCU programs. • Direct leadership of large, multi-site engineering teams. • Critical impact on silicon delivery timelines, product quality, and business outcomes. • Key contributor to organizational execution capability and scalability within HPC.

One address, no account. We’ll tell you when matching roles go live.

More at Hop

Related open roles

View all roles