Source description
About the role
Minimum Qualifications: . Bachelors degree in Computer Science,Computer Engineering,relevant technical field,or equivalent practical experience. . Track record of first-pass success in ASIC development cyclesAt least 5 years of relevant experience. Hands-on experience in Verilog,SystemVerilog,UVM,C / C,Python based verification. .
More at Proxelera