Source description
About the role
Required Skills & Qualifications. 10 15 years of experience in RTL / SoC verification. . Strong expertise in SystemVerilog and UVM . . Hands-on experience with constrained random verification,assertions (SVA),and functional coverage. . Strong understanding of digital design fundamentals,RTL design flow,and SoC architecture. . .
More at Proxelera