Source description
About the role
Job Description Candidate will be responsible for IP Level Verification. Engineer should independently be able to own the verification of IP level modules end to end with continuous enhancements. Skills Required Minimum Qualifications Desired skills set includes Verification aptitude, Expertise in SV-UVM, Coverage Closure, RTL debug till root causing, Low Power Verification/UPF, GLS, Assertions based verification, DPI, Testbench building. Familiarity with bus protocols like AHB, AXI, ARM based system architecture, emulation (ex: Veloce), Scripting language like perl Excellent problem solving skills and strong communication and team work skills are mandatory Preferred Qualifications Formal Verification concepts and working knowledge, C/C++, working knowledge on camera are plus Education Requirements Required: BE/BTech/ME/MTech/MS Electrical Engineering and/or Electronics, Vlsi from reputed university with preferably distinction
More at Smart Vlsi