Associate III - VLSI

Role Proficiency

Ability to e xecute any small to mid size customer project in any field of VLSI Frontend Backend or Analog design with minimal supervision Outcomes:

Work as an individual contributor to own any one task of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc. Independently analyze and complete the assigned task in the defined domain(s) successfully and on-time On time quality delivery approved by the project lead/manager

Measures of Outcomes:

Quality –verified using relevant metrics by Lead/Manager Timely delivery - verified using relevant metrics by Lead/Manager Reduction in cycle time and cost using innovative approaches Number of trainings attended Number of new projects handled

Outputs Expected: Quality of the deliverables:

Ensure clean delivery of the design and module in-terms of ease in integration at the top level Meet functional spec / design guidelines 100% of the time without any deviation or limitation Documentation of the tasks and work performed

Timely delivery:

Meeting project timelines as requested by the program manager Support the team lead in intermediate tasks delivery

Team Work:

Participation in team work; supporting team members/lead at the time of need Able to perform additional tasks in-case any team member(s) is not available

Innovation & Creativity:

Automate repeated tasks to save design cycle time as a necessary approach Participation in technical discussion training forum

Skill Examples

Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice (any one) EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (any one) Technical Knowledge: (any one)a. Partially implement IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Strong in Bus Protocol AHB/AXI/PCIe/USB/Ethernet/SPI/I2C Microprocessor architecturec. Strong knowledge in Physical Design / Circuit Design / Analog Layout d. Strong understanding of Synthesis DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong knowledge of Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below Strong communication skills Good analytical reasoning and problem-solving skills with attention to details Able to deliver the tasks on-time per quality guidelines and GANTT in every instance. Required technical skills and prior design knowledge to execute the assigned tasks Ability to learn new skills in-case required technical skills are not present to a level needed to execute the project

Knowledge Examples:

Frontend / Backend / Analog Design:a. Project experience in any of the design by executing any one of – RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.b. Strong understanding of the design flow and methodologies used in designing Understanding of the technical specs and assigned tasks: Understand the assigned tasks and have strong knowledge to execute the project tasks assigned by the client / manager as per shown skill

Additional Comments:

• Develop and implement constrained-random verification environments using System Verilog and UVM. • Write and execute test plans, testcases, scoreboards, monitors, and coverage models. • Debug and analyze test failures to identify RTL or testbench issues. • Collaborate closely with RTL designers, architecture, and firmware teams to ensure design correctness and coverage closure. • Develop reusable verification components and contribute to the improvement of the verification infrastructure and methodology. • Analyze functional and code coverage metrics; drive coverage closure. • Participate in design and verification reviews and provide feedback on specifications and testability. Required Qualifications: • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field. • Experience in ASIC/SoC verification using System Verilog and UVM. • Strong understanding of digital design and verification fundamentals. • Experience with simulation tools (e.g., VCS, Questa, Incisive) and waveform viewers (DVE, Verdi). • Proficiency in scripting languages (e.g., Python, Perl, Shell, TCL) for automation. • Strong debugging and problem-solving skills. • Experience with version control systems (Git, Perforce) and bug tracking tools.

feint,rtl,System Verilog