Source description
About the role
Should have worked on at least process technologies Roles and Responsibilities : . Hands-on experience with Memory layout design Hands on experience with top level memory integration and DRC,LVS,Density verification and cleaning physicals across the Memory
More at UST