Padmi

Project Lead I - VLSI

HyderabadPosted 5 months ago
Electrical Electronics And Computer Hardware EngineeringSenior
Apply at UST

Opens the source posting on usource.ripplehire.com

Source description

About the role

View original

RTL design, verification, ARM /CPU and implementation on leading FPGA families. The role involves working on end to end FPGA development, including architecture, coding, simulation, synthesis, timing closure, and board bring up for high performance applications.

vlsi design,rtl design,fpga,architecture,coding,simulation

One address, no account. We’ll tell you when matching roles go live.

More at UST

Related open roles

View all roles