Technical Lead I - VLSI

Good in c-code and processor verification & Good understanding of DDR protocol system level scenarios in SOC DDR model integration into SOC, JEDEC spec understanding Basic knowledge in Bus protocols-APB,AHB,AXI

vlsi design,soc ddr model integration,c-code,processor verification,ddr protocol,jedec spec,