Padmi

Technical Lead I - VLSI

HyderabadPosted 5 months ago
Electrical Electronics And Computer Hardware EngineeringSenior
Apply at UST

Opens the source posting on usource.ripplehire.com

Source description

About the role

View original

FPGA Validation

JD:- FPGA validation engineers with experience in PCIe 4/5, DDR 4/5 or USB3 and Serdes. -Hands on experience working with DSO and Logic Analyzers -Leads and senior members need board level debugging knowledge -Some of the team members should be proficient with embedded c and RTL coding. -Basic knowledge on ARM Cortex-M3 or Risc-V will be helpful

vlsi design,fpga engineering,embedded c,serdes,

One address, no account. We’ll tell you when matching roles go live.

More at UST

Related open roles

View all roles