Padmi

Technical Lead I - VLSI - SRAM Layout

BangalorePosted 3 months ago
Electrical Electronics And Computer Hardware EngineeringSenior
Apply at UST

Opens the source posting on usource.ripplehire.com

Source description

About the role

View original

Job Description: Title:- SRAM Layout OS requirement Role and Responsibilities:- Experienced SRAM layout profiles who can work and design SRAM leafcells, Compiler level LVS/DRC independently. Skill Requirements:- SRAM layout compiler development. Good to have:- Totem, EM IR fixing experience. Experience:- 5-15 years Qualifications: B.Tech/B.E/M.Tech/M.E

vlsi design,sram layout,lvs,drc,compiler development,

One address, no account. We’ll tell you when matching roles go live.

More at UST

Related open roles

View all roles
Technical Lead I - VLSI - SRAM Layout at UST · Padmi