Padmi

Technical Lead I - VLSI - SRAM Layout

BangalorePosted 3 months ago
Electrical Electronics And Computer Hardware EngineeringSenior
Apply at UST

Opens the source posting on naukri.com

Source description

About the role

View original

Title:- SRAM Layout OS requirement Role and Responsibilities:- Experienced SRAM layout profiles who can work and design SRAM leafcells, Compiler level LVS/DRC independently. Skill Requirements:- SRAM layout compiler development. Good to have:- Totem, EM IR fixing experience. Experience:- 5-15 years Qualifications: B.Tech/B.E/M.Tech/M.E Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

One address, no account. We’ll tell you when matching roles go live.

More at UST

Related open roles

View all roles