Source description
About the role
Experience- 9+yrs Xilinx FPGA - Versal and Ultrascale families Handling large SOC design and familiarly with VCS, Xcelium tools Proficient in Verilog/ System Verilog and Test benches. Experience in HAPS emulation - HAPS100 or HAPS200 ,protocompiler flow. Hands on experience in bring up of PCIe, SPI, I2C, DDR interfaces and strong experience in debug. Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
More at UST