Source description
About the role
Develop and execute test plans to verify design correctness and performance Collaborate with logic designers for thorough verification coverageand closure . What Were Looking For . Masters / Bachelor s degree with 12+ years of relevant experience . Experience coding UVM SOC / Subsys/block level testbenches,BFM,scoreboards,monitors,etc
More at CELESTIAL AI INC
Related open roles
Principal Validation Engineer
Mumbai
Senior Staff Engineer of SRAM Circuit Design & Validation
Bangalore
Principal Engineer (L2, L3 Protocol Development, Switching/Routing)
Bangalore
Sr. Principal Design Verification Engineer
Bangalore
Senior Staff/Principal CAD Engineer (P&R)
Bangalore
Sr. Staff Analog Design engineer
Bangalore