Source description
About the role
Indotronix is seeking an :
Onsite Job - ASIC/FPGA Verification Engineer (UVM / SystemVerilog) Level 4 Work Location: El Segundo, CA or Mesa, AZs Bachelor's degree in EE, CE, CS Shift: First Start Time: 8:00 AM End Time: 5:00 PM
ASIC/FPGA Verification Engineer (UVM / SystemVerilog) Location: Mountain View, CA Team: Boeing Electronic Products — ASICs & FPGAs for Space, Avionics, and Defense
Position Responsibilities
• Write SystemVerilog/UVM testbenches to verify ASICs and FPGAs. • Develop self-checking, reusable UVM components: drivers, monitors, scoreboards, sequencers. • Build functional coverage models and close code coverage gaps. • Create tests that verify DSP and third-party IP integration. • Run simulations, linting, CDC checks, static timing checks, and gate-level regressions. • Use scripting (Python/Perl/Make) and revision control (git/svn) to automate flows. • Support FPGA bring-up, hardware emulation/prototyping, and hardware integration tests. • Collaborate with system and hardware teams to capture requirements and debug issues.
Required Skills
• Bachelor's degree in EE, CE, CS, or related field (or equivalent experience). • Experience with ASIC/FPGA verification using SystemVerilog and UVM. • Ability to build self-checking testbenches and use object-oriented SV features. • Familiarity with functional coverage and code coverage closure. • Comfortable in Linux and using scripting tools.
Preferred Skills
• 2+ years (Associate) or 5+ years (Experienced) verification experience. • Experience with hardware emulators (e.g., Palladium) and FPGA prototyping. • Knowledge of high-speed SerDes (PCIe, Ethernet, JESD204C). • Experience with SVA (SystemVerilog Assertions) and RTL-to-GDS flows. • Familiar with space/radiation mitigation techniques is a plus.
Education / Experience:
Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 9 or more years' related work experience (e.g. PhD+4 years' related work experience, Master+7 years' related work experience). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.
More at Indotronix International
Related open roles
JPC - 203577 - Microelectronic Technician 2
New York
JPC - 205152 - Design - Contractor - L4
United States
JPC - 204554 - Engineering - Electrical Engineer
Remote · Remote Job - Yes
JPC - 204277 - Qualification test / Electronic Design & Analysis Engineer 5
United States
JPC - 203781 - Production Support Electrical Engineer opportunity at Tucson AZ
United States
JPC - 206435 - Electrical Design and Integration Engineer Level 3
Los Angeles · Onsite