Source description
About the role
Experienced with ASIC design flow,hierarchical physical design strategies,methodologies . Understanding of deep sub-micron technology issues . BE degree with 6+ years of experience or MSEE with 4+ years of experience,preferably with high-speed multi-gigabit SerDes PHY designs or other high performance IP designs
More at Techsoc Technologies