Senior Verification Engineer

Hands on with System Verilog and Assertion based verification methodology.Atleast 2years of experience on HVL (System Verilog,Vera,Specman,E,VMM,OVM,UVM) Should be able to work independently and able to guide others Testbench architecture,coding and good understanding of design issues in RTL