Padmi

AMS Design Verification Layout Engineers

Hyderabad · Delhi NCRPosted 30 days ago
Electrical Electronics And Computer Hardware EngineeringMid-level
Apply at Tuitions Tree

Opens the source posting on jobs.pyjamahr.com

Source description

About the role

View original

Location – Noida, Hyderabad:

AMS Layout Engineers – 4 Positions

AMS Design / Verification / Layout Engineers – 8 Positions

Experience: 4 to 10 Years Job Type: Full-time (On-site) Notice Period: Immediate to 30 Days preferred

Role Categories

  1. AMS Design Engineer

Experience in Analog and Mixed Signal circuit design

Strong understanding of CMOS, PLLs, ADCs, DACs, LDOs, Oscillators, and Power Management blocks

  1. AMS Verification Engineer

Hands-on experience in AMS simulation techniques using Verilog-AMS or SystemVerilog-AMS

Good exposure to mixed-signal testbench development and verification methodology

  1. AMS Layout Engineer

Deep knowledge of analog/mixed-signal layout including matching, shielding, floor planning, and DRC/LVS checks

Experience with layout tools such as Virtuoso, Calibre, etc.

Desired Skills:

Solid understanding of analog and mixed-signal concepts

Proficiency with industry-standard EDA tools (Cadence Virtuoso, Spectre, Calibre, etc.)

Prior experience in tape-outs at advanced technology nodes (28nm and below is a plus)

Strong communication and collaboration skills

One address, no account. We’ll tell you when matching roles go live.

More at Tuitions Tree

Related open roles

View all roles