Source description
About the role
In Depth experience in Physical Design Implementation Signoff at block level at 16/7nm technology nodes. Good exposure in Floorplanning, CTS, STA, Physical Verification, Basic understanding of timing constraints. Good exposure to ICC2 / Innovus / Calibre / Formality / LEC tool set. Well versed in automation skills using shell/tcl/perl/python Skills: Floor Planning, CTS, STA, IR Drop Job Location: Noida Experience: 4 - 8 Years Disclaimer : This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
More at Vitestork Consulting