Principal Product Engineer STA , Synthesis

Experience and Technical Skills required: Understanding of HDL (Verilog,System Verilog,VHDL) and concept of logic synthesis. Hands on experience on Industry standard Synthesis tools. Good understanding of timing concepts and SDCs,Experience in PPA push and analysis. 1801 / UPF concepts,awareness of P&R flows,Power analysis and optimization is a plus