Source description
About the role
- Verification Lead Engineer- UVM, SV, GLS , ARM Cores, NIC/NOC - [ID 017] Job Description Minimum BE/BS degree (Masters preferred) in Electrical/Electronics Engineering with 10+ years of practical experience. Strong fundamentals in digital ASIC design and verification. Expertise in ARM cores and related infrastructure (like Coresight, NIC/NOC, other bus interconnects etc.). Familiarity with AMBA bus protocols, system memory hierarchy, system debug infrastructure and multi-core SOC. Strong experience with Verilog, System Verilog, UVM and/or other. Formal Verification experience is a plus. Understanding of major SOC interfaces like PCIE, DRAM, Flash, I2C, SSP, UART is desirable. Understanding of IP designs and verification requirements. Strong test creation, debug capability and functional coverage understanding. Understanding of Gate Level Simulations (GLS) with timing and related debug capability. Excellent communication and leadersh Skills: UVM, SV, GLS , ARM Cores, NIC/NOC Job Location: Bengaluru Experience: 10 - 18 Yrs
More at Vitestork Consulting