Source description
About the role
Minimum BE / BS degree (Masters preferred) in Electrical / Electronics Engineering with 10+ years of practical experience Strong experience with Verilog,System Verilog,UVM and / or other Formal Verification experience is a plus
More at Vitestork Consulting